A High Performance VLIW Processor for Finite Field Arithmetic
نویسندگان
چکیده
Finite field arithmetic forms the mathematical basis for a variety of applications from the area of cryptography and coding. For finite fields of large extension degrees (as for cryptography), arithmetic operations are computation intensive and require dedicated hardware support under given timing constraints. We present a new architecture of a high performance VLIW processor that can perform basic field operations in parallel as well as complex instructions as needed for elliptic curve cryptography. The control path is microcoded, so the instruction set can easily be modified or extended. The modular data path structure along with an FPGA-optimized design facilitate adaption to various resource and timing requirements.
منابع مشابه
Design and Implementation of 64-Bit Execute Stage for VLIW Processor Architecture on FPGA
FPGA implementation of 64-bit execute unit for VLIW processor, and improve power representation have been done in this paper. VHDL is used to modelled this architecture. VLIW stands for Very Long Instruction Word. This Processor Architecture is based on parallel processing in which more than one instruction is executed in parallel. This architecture is used to increase the instruction throughpu...
متن کاملDIVA: dual-issue VLIW architecture with media instructions for image processing
According to the demand on enormous multimedia data processing, we have designed a VLIW (Very Long Instruction Word) processor called DIVA(Dual-Issue VLIW Architecture) exploiting the ILP(instruction-level parallelism) in multimedia programs. DIVA processor which can execute two instructions in one cycle supports 86 instructions including 30 media instructions, and has a sub-word execution stru...
متن کاملViper: a Vliw Integer Microprocessor
This paper describes the design and implementation of a very long instruction word (VLIW) microprocessor. The VIPER (VLIW integer processor) contains four pipelined functional units, and can achieve 0.25 cycle-per-instruction performance. The processor is capable of performing multiway branch operations, two load/store operations or up to four ALU operations in each clock cycle, with full regis...
متن کاملBPDL – Machine Description Language For Clustered VLIW Processors
Recent families of Digital Signal Processors show a VLIW-like architecture. These processors comprise of multiple execution units agglomerated into several data paths. With heavily pipelined, atomic RISC like operations, these are able to execute several instructions in a single cycle. The scheduling is done statically, and this saves hardware at the expense of more sophisticated compiler. This...
متن کاملCustomizing the Datapath and ISA of Soft VLIW Processors
In this paper, we examine the trade-offs in performance and area due to customizing the datapath and instruction set architecture of a soft VLIW processor implemented in a high-density FPGA. In addition to describing our processor, we describe a number of microarchitectural optimizations we used to reduce the area of the datapath. We also describe the tools we developed to customize, generate, ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003